Electronic filters, signal conversion apparatus, hearing aids and methods by Engel, George L. et al.
I111lll111111 lllll Il11 Il11 11111 Il1 111l Il1 Il11 111111 111 lll111 
USOO5111419A 
United States Patent [191 [i 11 Patent Number: 5,111,419 
Morley, Jr. et al. [45] Date of Patent: May 5, 1992 
ELECTRONIC FILTERS, SIGNAL 
CONVERSION APPARATUS, HEARING 
AIDS AND METHODS 
Inventors: Robert E. Morley, Jr., Richmond 
Heights; A. Maynard Engebretson, 
Ladue; George L. Engel, Crestwood; 
Thomas J. Sullivan, Kirkwood, all of 
Mo. 
Central Institute for the Deaf, St. 
Louis, Mo. 
Assignee: 
Appl. NO.: 180,170 
Filed: Apr. 11, 1988 
Related U.S. Application Data 
Continuation-in-part of Ser. No. 172,266, Mar. 28, 
1988, Pat. No. 5,016,280. 
Int. Cl.5 ....................... G06F 15/31; H04R 25/00 
U.S. c1. .................................. 364/724.19; 381/68 
Field of Search ...................... 364/724.19, 724.01, 
364/724.16, 724.15; 381/68, 69, 51; 73/587 
References Cited 
Conversion”, IEEE Trans. Instrum. & Meas., Feb. 1971, 
Suarez et al., “All-MOS Charge Redistribution 
Analog-to-Digital Conversion Techniques-Part 11”, 
Reprinted from IEEE J.  Solid-State Circuits, vol. 
SC-10, Dec. 1975, pp. 379-385, actual pp. 122-128. 
Edgar et al., “FOCUS Microcomputer Number Sys- 
tem”, Communic. of the ACM, Mar. 1979, vol. 22, #3, 
Kurokawa et al., “Error Analysis of Recursive Digital 
Filters Implemented with Logarithmic Number Sys- 
(List continued on next page.) 
pp. 74-76. 
pp. 166-177. 
Primary Examiner-Gary V. Harkcom 
Assistant Examiner-Long T. Nguyen 
Attorney, Agent, or Firm-Senniger, Powers, Leavitt & 
Roedel 
1571 ABSTRACT 
An electronic filter for filtering an electrical signal. 
Signal processing circuitry therein includes a logarith- 
mic filter having a series of filter stages with inputs and 
outputs in cascade and respective circuits associated 
with the filter stages for storing electrical representa- 
tions of filter parameters. The filter stages include cir- 
cuits for respectively adding the electrical representa- U.S. PATENT DOCUMENTS 
3,889,108 6/1975 Cantre11 .......................... 3W724.19 tions ofthe filter parameters to the electrical signal to be 
4,038,536 7/1977 Feintuch ........................ 364/724.19 filtered thereby producing a set of filter sum signals. At 
4,187,413 2/1980 Moser .......................... 179/107 FD least one of the filter stages includes circuitry for pro- ............ ducing a filter signal in substantially logarithmic form at 
its Output by combining a 
stage with a signal from an output of another filter 
4,389,540 6/1983 Nakamura et al. 364/724.15 
4,508,940 4/1985 Steeger ........................ 179/107 FD 
4,548,082 10/1985 Engebretson et al. ............... 73/585 
4,649,505 311987 Zinser, Jr. et al. ............. 3 6 ~ 7 2 4 . 1 9  
4,695,970 9/1987 Renner et al. .................. 3W724.15 stage. The signal processing circuitry produces an inter- 
4,771,395 9/1988 Watanabe et al. ............. 36W24.16 the signal processing circuit muitip~exes the intermedi- 
ate output signal with the electrical signal to be filtered 
so that the logarithmic filter operates as both a logarith- 
mic prefilter and a logarithmic postfilter. Other elec- 
‘tronic filters, signal conversion apparatus, electroacous- 
tic systems, hearing aids and methods are also disclosed. 
for that 
4,731,850 3/1988 Levitt et a]. ....................... 381/68.2 mediate output signal, and a multiplexer connected to 
FOREIGN PATENT DOCUMENTS 
83/02212 6/1983 PCT Int’l Appl. . 
OTHER PUBLICATIONS 
Blachman, “Band-Pass Nonlinearities”, IEEE Trans. on 
Info. Theory, Apr. 1964, pp. 162-164. 
Kingsbury et al., “Digital Filtering Using Logarithmic 
Arithmetic”, Electron. Lett. 756-58 (1971), pp. 215-217. 
Duke, “RC Logarithmic Analog-to-Digital (LAD) 46 Claims, 12 Drawing Sheets 
https://ntrs.nasa.gov/search.jsp?R=20080004340 2019-08-30T02:32:50+00:00Z
5,111,419 
Page 2 
OTHER PUBLICATIONS 
terns”, IEEE Trans. on Acoustics, Speech, & Sig. Proces., 
vol. ASSP-28, #6, Dec. 1980, pp. 706-715. 
Allen et al., Switched Capacitor Circuits, 1984, title pages 
Morley, “Breaking the Frequency Barrier”, IEEE Po- 
tentials, Feb. 1987, vol. 6, #1, cover, pp. l,  32-35. 
Engebretson et al., “Development of an ear-level digi- 
tal hearing aid and computer-assisted fitting procedure: 
An interim report”, J. of Rehab. Research & Develop., 
vol. 24, No. 4, pp. 55-64, Fall 1987. 
Lang et al., “Integrated-Circuit Logarithmic Arithme- 
tic Unis”, Dept. of Elec. Eng. & Comp. Science, Mass. 
Inst. of Tech., face sheet, 27 unnumbered pages, 1988. 
Lang, “Analysis and Design of Digital Signal Proces- 
sors Which Utilize Logarithmic Arithmetic”, Mass. 
Inst. of Tech., 32 unnumbered pages, 1988. 
Wang et al., “The Analog Circuit Design for the Pipe- 
line A D  Converter”, Dept. of Elec. Engrng., Univ. of 
Calif., pp. 307-310, 1985. 
& pp. 72-87, 504-547. 
Engebretson et al., “A Wearable, Pocket-Sized Proces- 
sor for Digital Hearing Aid and Other Hearing Prosthe- 
ses Applications”, Central Institute for the Deaf, pp. 
1-4, 1986. 
Morley et al., “A Multiprocessor Digital Signal Pro- 
cessing System for Real-Time Audio Applications”, 
IEEE Trans. on Acous., Speech, & Signal Proces., vol. 
ASSP-34, No. 2, Apr. 1986, pp. 225-231. 
“Hearing Aids Are Going Digital”, Electronics, Jan. 22, 
1987, p. 108. 
Ohara et al., “A CMOS Programmable Self-calibrating 
13-bit Eight-Channel Data Acquisition Peripheral”, 
IEEE J. of Solid-state Circuits, vol. SC-22, No. 6, Dec. 
Analog Devices, “CMOS Logarithmic D/A Con- 
1987, pp. 930-938. 
verter”, Digital-To-Analog Converters, vol. 1, pp. 
10-91. 1988. 
“Re-Thinking the DSP Design Approach”, single 
page, unnumbered, 1988. 
US. Patent May 5, 1992 Sheet 1 of 12 5,111,419 
F I G. 2 15, 
39 
U.S. Patent May 5, 1992 
r 
m 
cj 
Sheet 2 of 12 5,111,419 
U.S. Patent May 5, 1992 Sheet 3 of 12 
s 
I I 
5,111,419 
US, Patent May 5, 1992 Sheet 4 of 12 
A 
5,111,419 
. 
U.S. Patent May 5, 1992 Sheet 5 of 12 5,111,419 
U.S. Patent May 5, 1992 
FIG.7 
He (0) 
I I 
Sheet 6 of 12 5,111,419 
.... 
.... .... .... .... 
. .-. 
.... .... .... .... 
US.  Patent May 5, 1992 Sheet 7 of 12 5,111,419 
FIG.9 
3 
!$ 
s 
t 
!?? 
e 
6 
t 
I a€:E NR 
co C/ 
U S ,  Patent May 5, 1992 Sheet 8 of 12 5,111,419 
US,  Patent May 5, 1992 Sheet 9 of 12 5,111,419 
I 
I I -i 
US. Patent May 5, 1992 Sheet 10 of 12 5,111,419 
FIG.1 3 
FI G.13 
US. Patent May 5, 1992 Sheet 11 of 12 5,111,419 
Q 
Ql 
d- 
L L  
I -I 
U.S. Patent May 5, 1992 Sheet 12 of 12 5,111,419 
FIG.15 
. 5.1 11,419 
1 
ELECTRONIC FILTERS, SIGNAL CONVERSION 
APPARATUS, HEARING AIDS AND METHODS 
GOVERNMENT SUPPORT 
This invention was made with U.S. Government 
support under Veterans Administration Contract VA 
KV 674P857 and National Aeronautics and Space Ad- 
ministration (NASA) Research Grant No. NAG 10- 
OO40. The U.S. Government has certain rights in this 
invention. 
CROSS-REFERENCE TO RELATED 
APPLICATION 
The present application is a continuation-in-part of 
application Ser. No. 172,266, now U.S. Pat. No. 
5,016,280 for “Electronic Filters, Hearing Aids and 
Methods” filed Mar. 23, 1988 by A. M. Engebretson, 
one of the inventors herein, M. P. O’Connell and B. 
Zheng, which application is hereby incorporated by 
reference herein. 
NOTICE 
Copyright @ 1988 Central Institute for the Deaf. A 
portion of the disclosure of this patent document con- 
tains material which is subject to copyright protection. 
This copyright owner has no objection to the facsimile 
reproduction by anyone of the patent document or the 
patent disclosure, as it appears in the Patent and Trade- 
mark Office patent file or records, but otherwise re- 
serves all copyright rights whatsoever. 
FIELD O F  THE INVENTION 
The present invention relates to electronic filters, 
signal conversion apparatus and methods of operation 
for electronic systems generally. Applications in elec- 
troacoustic systems such as hearing aids and public 
address systems are also discussed. 
BACKGROUND O F  THE INVENTION 
Without limiting the scope of the present invention in 
general, the background of the invention is described by 
way of example in its application to hearing aids. 
A person’s ability to hear speech and other sounds 
well enough to understand them is clearly important ih 
employment and many other daily life activities. Im- 
provements in hearing aids which are intended to com- 
pensate or ameliorate hearing deficiencies of hearing 
impaired persons are consequently important not only 
to these persons but also to the community at large. 
Electronic hearing aids and methods are discussed in 
coassigned U.S. Pat. No. 4,548,082 by Engebretson (an 
inventor herein), Morley (an inventor herein) and Po- 
pelka, which is hereby also incorporated herein by ref- 
erence as an example of an electronic system in which 
the Dresent invention can be used. 
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2 
tation and Measurement, February. 1971. utilizes an RC 
circuit approach to conversion. 
“All-MOS Charge Redistribution Analog-to-Digital 
Conversion Techniques-Part 11” by R. E. Suarez et 
al., IEEE J. Solid-State Circuits, vol. SC-10. pp. 
379-385, Dec. 1975, describes a two-capacitor succes- 
sive approximation technique for linear conversion of 
each bit in a digital word. 
Moser U.S. Pat. No. 4,187.413 describes a hearing aid 
with a finite impulse response (FIR) filter and states that 
it can be implemented using only one multiplier in a 
time multiplexed configuration. 
Steager U.S. Pat. No. 4,508,940 suggests a hearing aid 
based on sampled-data analog circuits which has a plu- 
rality of parallel signal channels each including a band- 
pass filter, controlled gain amplifier with volume con- 
trol, circuits for non-linear signal processing and band- 
pass filter. 
Conventionally, a microphone in the hearing aid 
generates an electrical output from external sounds. An 
amplifying circuit in the aid provides a filtered version 
of the electrical output corresponding to the sounds 
picked up by the microphone. The filtering can be due 
to an inherent characteristic of the amplifying circuit or 
may be deliberately introduced. The amplified and fil- 
tered output of the hearing aid is fed to an electrically 
driven “receiver” for emitting sound into the ear of the 
user of the hearing aid. (In the hearing aid field, a re- 
ceiver is the name of an electronic element analogous to 
a loudspeaker or other electroacoustic transducer.) 
Some of the sound emitted by the receiver returns to the 
microphone to add a feedback contribution to the elec- 
trical output of the microphone. The feedback is ampli- 
fied by the hearing aid, and ringing or squealing often 
arise in an endlessly circular feedback process. 
The commercial viability of a hearing aid having 
sophisticated performance features as described in coas- 
signed U.S. Pat. No. 4,548,082 is strongly tied to the 
premise that electronic circuits can be realized in which 
the total power consumption does not exceed a few 
milliwatts. Given the computationally intensive nature 
of the signal processing required to implement filtering 
used in shaping the desired frequency selective response 
as well as the power needed by numerous circuits 
needed for signal conversion and amplification, this is 
an extremely difficult task. Only a few hundred micro- 
watts are available for the filtering in a viable hearing 
aid. 
50 Sophisticated performance requirements imply a 
massive computational burden. It is believed that mil- 
lions of arithmetic calculations per second are probably 
needed in a sophisticated hearing aid. Generally speak- 
ing, electronic circuitry dissipates more power as per- 
55 formance increases, unless basic improvements can be 
found. 
A; article on electronic hearing aid problems by one 
of the present inventors (Morley) is “Breaking the fre- 
quency bamer” IEEE Potentials, February 1987, pp. 
32-35. 60 
“Digital Filtering Using Logarithmic Arithmetic” by 
N. G. Kingsbury et al., Electronics Letters 756-58 
(1971) discusses multiplication by adding logarithms, 
and using a read-only-memory to do addition and sub- 
traction. Logarithmic analog-to-digital and digital- 65 
analog conversion are mentioned. 
“RC Logarithmic Analog-to-Digital (LAD) Conver- 
sion” by E. J. Duke, IEEE Transactions on Instrumen- 
SUMMARY O F  THE INVENTION 
Among the objects of the present invention are to 
provide improved electronic filters, electronic signal 
conversion apparatus, hearing aids, and methods which 
can provide sophisticated features compatible with 
VLSI and low power constraints; to provide new cir- 
cuit subcombinations which can be used to improve 
electronic systems generally; to provide further im- 
proved electronic filters, electronic signal conversion 
apparatus, hearing aids, and methods which substan- 
tially prevent undesirable feedback ringing and squeal- 
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ing; and to provide improved electronic filters, elec- 
tronic signal conversion apparatus, hearing aids and 
other systems which are reliable, compact and economi- 
cal. 
Generally, one form of the invention is an electronic 
filter for filtering an electrical signal. Signal processing 
1,419 
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Generally, still another form of the invention is an 
electronic signal conversion apparatus including a cir- 
cuit for temporarily holding a digital value which is to 
be converted to analog form. Switch circuits execute 
5 selective operations including selectively charging at 
least one of first and second capacitors, selectively dis- 
circuitry therein includes a logarithmic filter having a charging at least one of the first and second capacitors, 
series of filter stages with inputs and outputs in cascade and selectively connecting the first and SeCond CaPaci- 
and respective circuits associated with the filter stages tors SO that a redistribution of charge between thern 
ters. The filter stages include circuits for respectively temporarily holding the digital value which is to be 
adding the electrical representations ofthe filter param- converted to analog form, operates the switch circuit to 
eters to the electrical signal to be filtered thereby pro- make it Perfom a sequence of the Operations 
ducing a set of filter sum signals. least one of the among which operations the redistribution of charge 
filter stages includes circuitry for producing a filter 15 repeatedly OCCUfS a number of times, wherein the num- 
signal in logarithmic form at its output by ber is a function of the digital value which is to be con- 
signal from an output of another filter stage. The signal one of the capacitors after the operations are executed is 
signal, and a multiplexer connected to the signal pro- *' verted' Generally, a still further additional form of the inven- cessing circuit multiplexes the intermediate output sig- tion is an electronic signal conversion apparatus includ- 
ing a circuit for temporarily holding a sample of an nal with the electrical signal to be filtered so that the logarithmic filter operates as both a logarithmic prefil- analog signal which is to be converted to a digital 
25 Switch circuitry executes selective operations including ter and a logarithmic postfilter. 
selectively charging at least one of the first and second tronic filter for filtering an electrical signal, including a capacitors, selectively discharging at least one of the series of filter stages responsive to the electrical signal first and second capacitors, and selectively connecting 
cuitry stores electrical representations of filter parame- 3o charge between them occurs. Another circuit operates 
ters for the filter stages. The series of filter stages in- the switch circuit to make it perform a sequence of the 
clude circuitry for filtering signals through the series of selective operations among which operations the 
for storing electrical representations of filter parame- 10 occurs. Further circuitry, responsive to the circuit for 
combining a filter sum signal for that filter stage with a verted to analog form, so that the at least 
processing circuitry produces an intermediate output an analog voltage to which the digital value is con- 
another form Of the invention is an 
and having inputs and Outputs in cascade' cir- the first and second capacitors so that a redistribution of 
stages from a first to a last of the stages and 
then filtering signals back through the series of filter 
stages from the last to the first Of the 
tribution of charge repeatedly occurs a number of times 
until a predetermined electrical condition, involving the 
stages to 35 sample of the analog signal, occurs. A digital value is 
produce a filtered signal output. 
Generally, a further fOrm of the invention is an elec- 
tronic filter for filtering an electrical signal, including a 
logarithmic filter having a series of filter stages with 
inputs and outputs in cascade and respective circuitry 40 converted. 
associated with the filter stages for storing electrical 
representations of filter Parameters CorresPonding to 
logarithms of values of filter coefficients. The filter 
stages include adding circuitry for respectively adding 
the electrical representations of the filter parameters to 45 and in part pointed out hereinafter: 
the electrical signal to be filtered thereby producing a 
set of filter sum signals. At least one of the filter stages 
then produced as a function of the number of times the 
redistribution of charge occurs, so that the digital value 
so produced when the operations are executed is the 
digital value to which the sample of the analog signal is 
Other forms of the invention are also disclosed, in- 
cluding systems and circuits and methods for operating 
them. 
Other objects and features will be in part apparent 
BRIEF DESCRIPTION OF THE DRAWINGS 
includes a circuit for producing a filter signal in substan- FIG. 1 is a pictorial o fa  user with a hearing aid ofthe 
tially logarithmic form at its output by combining a invention including an electronic filter according to the 
filter sum signal for that filter stage with a signal from 50 invention, part of the hearing aid shown in cross-sec- 
an output of another filter stage. Further included is tion; 
electronic control means for continually altering the FIG. 2 is a pictorial side view of a hearing aid of the 
electrical representations to vary each filter coefficient prior art having a digital circuit for offsetting feedback; 
in magnitude in substantially Constant percentage FIG. 3 is a partially block, partially pictorial diagram 
amounts of the value of that coefficient at any given 55 of an inventive two-chip digital hearing aid; 
time. FIG. 4 is an electrical block diagram showing inven- 
In general, an additional form of the invention is an tive circuitry for the hearing aid of FIG. 3; 
electronic filter that has first and second VLSI dies and FIG. 5 is a block diagram of a conventional FIR filter 
logarithmic analog-to-digital and digital-to-analog sig- structure; 
nal conversion circuitry fabricated on the first VLSI die 60 FIG. 6 is a partially block, partially schematic dia- 
and including a pair of capacitors having respective gram of a logic circuit for controlling an inventive 
electrical charges and a circuit for redistributing the adaptive filter in FIG. 4 
charges repeatedly a variable number of times, wherein FIG. 7 is a partially block, partially schematic dia- 
the variable number relates digital to analog. A loga- gram of another form of logic circuit for controlling an 
rithmic filter-limit-filter circuit is fabricated on the sec- 65 inventive adaptive filter for simulating a feedback path; 
ond VLSI die and has a digital input and a digital output FIG. 8 is a graph of coefficient C value versus coeffi- 
respectively connected to the logarithmic signal con- cient number showing adaption in constant percentage 
version circuitry on the first VLSI die. units in inventive circuitry; 
5 
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FIG. 9 is a graph of coefficient C value versus coeffi- from the host system to govern the offsetting opera- 
cient number showing adaption in constant increments tions. 
in a linear adaption approach; Hearing aid features, requested by audiologists on the 
FIG. 10 is a block diagram of a logarithmic filter- basis of past experiences in clinical practice and re- 
limit-filter of the invention; 5 search, are in excess of those provided by any aid com- 
FIG. 11 is a block diagram of a multiplexed logarith- mercially available to date. Not only is this gap is be- 
mic multiply accumulate cell (MLMAC) of the inven- lieved to be unbridgable by using existing unsophisti- 
tion and used in several blocks in FIG. 10; cated analog amplifier components, but also digital 
FIG. 12 is a block diagram of a hard limiter circuitry signal Processing (Dsp) strains the Power budget of a 
of the invention used in FIG. 10; 10 multi-channel, ear-level, battery-operated hearing aid. 
FIG. 13 is a schematic diagram of a switched capaci- The power drain of current general purpose digital 
tor arrangement operated by methods of the invention; signal processors demands frequent replacement of bat- 
FIG. 14 is a partially block, partially schematic dia- teries which impedes acceptance by the very Public 
gram of a logarithmic analog-to-digital, digital-to- who need extensive Processing capability most. 
analog signal conversion apparatus of the invention; and shows an inventive two chip vLsl based 
inventive methods for operating a logarithmic ADC- scale integration, involves the fabrication of thousands 
of microscopic electronic components on a chip, die or /DAC conversion apparatus of the invention. 
reference characters indicate corre- substrate. The hearing aid is suitably implemented in 
20 either analog VLSI or digital VLSI form, and digital sponding parts throughout the several views of the embodiments are described herein for purposes of ex- 
ample only. One chip or VLSI die 43 is responsible for drawings. 
DETAILED DESCRIPTION O F  PREFERRED data acquisition and reconstruction while a second chip 
EMBODIMENTS or VLSI die 45 is dedicated to the DSP circuitry. A 
25 custom digital signal processor, potentially capable of In FIG. 1 a hearing aid 11 receives external sounds at performing over 3 million multiply accumulate opera- 
13 generates an electrical output from sounds external a milliwatt, is fabricated on chip to implement a 
to the user of the hearing aid for an over-the-ear-unit 15 four-channel hearing aid. Power consumption is mini- 
which produces an electrical output for a receiver or 3o mized while maintaining a wide dynamic range through 
transducer 17 that emits filtered and amplified sound the use of arithmetic. This capability 
from Of the hearing will allow the processing of several hundred filter taps 
aid. (In another hearing aid, not shown, the microphone with a 12.5 kHz sampling rate. 
13 and receiver 17 are in a behind-the-ear (BIE) unit and Advantageously, the system is tailored 
not in an earpiece$ and the improvements described 35 to provide the essential functions and to allow reconfig- 
For purposes of the present disclosure it is important variety ofhearing aid designs. The VLSI digital hearing 
to note that some of the sound emitted by receiver 17 aid 41 has a power consumption that favor- 
returns to the microphone 13 as feedback indicated by ably with conventional analog units. 
arrows such as 19 and z1 from the opening of a channel 40 In FIG. 3 input microphone, or field microphone, 13 
23 by which receiver l7 communicates with the ear senses external sounds and produces an electrical output 
canal of the user. Other feedback Passes through the for an antialiasing filter AAF 51 for low pass filtering 
side of earpiece 14 and takes a shorter path to the input and cutoff at a Nyquist frequency of about 6 kHz. Loga- 
microphone as illustrated by arrow 25. Some sound 29 rithmic analog-to-digital and digital-to-analog signal 
feeds back directly from receiver 17 through interior 45 conversion circuitry 53 is fabricated on die 43 and has a 
absorber material 27 of earpiece 14 to the microphone pair of capacitors having respective electrical ’charges 
13. and a circuit for redistributing the charges repeatedly a 
Feedback is disadvantageously associated with variable number of times, which variable number re- 
squealing, ringing, erratic operation and instability in lates digital to analog. An a]]-hardware logarithmic 
the operation of hearing aid 11. Accordingly it is desir- 50 filter-limit-filter circuit 55 fabricated on die 45 has a 
FIG. 15 is a process flow diagram illustrating Some battery-operated hearing aid 41. VLSk or very large 
an input microphone l3 in an earpiece 14’ Microphone tions per second while consuming less than a fraction of 
l4 into the ear Of the 
herein are equally applicable to this and other units.) uration ofthe signal processing elements to implement a 
able to find some way to permit hearing aid 11 to oper- 
ate more satisfactorily even though feedback according 
to the numerous paths indicated by arrows 19, 21, 25 
and 29 unavoidably occurs. 
FIG. 2 shows a side view of hearing aid 11 with its 
over-the-ear unit 15 which includes filtering and ampli- 
fying circuitry. In a clinical fitting procedure, unit 15 is 
loaded with digital information through a connector 35 
connected by a cord 37 from a host computer system 
such as that described in US. Pat. No. 4,548,082 which 
is incorporated herein by reference. After the hearing 
aid 11 has been loaded at the clinic with information 
which suits it to ameliorate the particular hearing defi- 
ciency of the user, connector 35 is detached from the 
rest of the hearing aid and replaced with a battery pack 
39 for convenient daily use. One type of preferred em- 
bodiment is improved with inventive feedback offset- 
ting circuitry that requires no additional information 
digital input 57 and a digital output 59 connected to the 
logarithmic signal conversion circuitry 53. Circuit 55 
acts as a digital signal processor employing sign- 
/logarithm arithmetic and offering extremely low 
55 power consumption. The analog microphone output 
(filtered by AAF 51) is connected to the logarithmic 
signal conversion circuitry 53 for conversion to digital 
form for the input 57 of the logarithmic filter-limit-filter 
circuit 55. Receiver 17 is an output transducer con- 
60 nected via its output amplifier 61 elsewhere to the loga- 
rithmic signal conversion circuitry 53 which converts 
the digital signal at output 59 of the logarithmic filter- 
limit-filter circuit 55 to analog form for receiver 17. 
Timing for the circuits is provided by a piezoelectric 
65 crystal 62, associated timer circuit 63 and control lines 
64. 
Two separate power sources such as a main battery 
65 and a parameter retention battery 67 are employed to 
5,111,419 
7 8 
separate relatively high-power-consumption circuitry 
in chips 43 and 45 from a parameter memory in chip 45. 
The parameters, downloaded from a host computer 69 
through a serial interface as described in coassigned 
U.S. Pat. No. 4,548,082 incorporated by reference and 
as further described herein, are all that need to be al- 
tered to fit the response of the digital hearing aid 41 to 
many hearing-impaired patients. Hence, although the 
main battery 65 may discharge over a period of days, 
the parameters that are specific to the patient are re- 
tained by separate battery 67 for an extended period (a 
year or more). 
As thus described, one chip 43 is an Analog Interface 
Chip (AIC) responsible for data acquisition and recon- 
struction while the second chip 45 is dedicated to the 
specific DSP circuitry. AJC chip 43 contains an input 
preamplifier with anti-aliasing filter 51. Conversion 
circuitry 53 is also regarded as acting as a compressor 
and expander to convert the analog input to a logarith- 
mically encoded digital word and the digital output 
samples back to a linear analog voltage. Use of logarith- 
mic circuitry permits substantially reduced power con- 
sumption by the DSP chip 45. The DSP chip 45 accepts 
logarithmically encoded data from the ADC output of 
the AIC chip 43, processes it in accordance with the 
desired hearing-aid response, and then passes the result 
to the DAC function of conversion circuitry 53 for 
conversion back to analog, filtering and driving the 
output transducer. 
In FIG. 4, the system of FIG. 3 is shown in block 
diagram form without regard to arrangement on the 
chips. Further description of circuit 55 now refers to 
FIG. 4. Circuit 55 acts like a bank of four bandpass filter 
channels A, B, C and D in a logarithmic domain in 
which the gain and maximum power output of each 
channel can be controlled independently to shape the 
desired response. In concept, each channel has a band- 
pass logarithmic filter 81 called a prefilter followed by 
a hard limiter 83 and a bandpass logarithmic, postfilter 
85 that removes distortion introduced by the hard lim- 
iter 83. This nonlinear combination is called a filter- 
limit-filter logarithmic digital filter or logarithmic sand- 
wich filter 87. 
The logarithmic operations for filtering purposes 
higher probability of being used than those words 
which code larger changes in pressure. 
In the embodiment of FIG. 4 computational pro- 
cesses use numbers proportional to the logarithm of the 
5 signal amplitude. SignAogarithm arithmetic is espe- 
cially well-suited to a digital hearing aid application, 
fulfilling the requirements for wide dynamic range (75 
dB), small wordsize, and sufficient signal-to-noise ratio 
(SNR). RMS signal-to-quantizing noise ratios in excess 
10 of 30 dB are easily attainable with an 8-bit sign- 
/logarithm representation. Because of the logarithmic 
nature of the number system, the RMS signal-to-noise 
ratio is a constant, independent of signal magnitude. 
distribution, or frequency spectrum. The logarithmic 
15 data representation permits data compression without 
compromising the fidelity of the signals while reducing 
the power consumption and size of the integrated cir- 
cuits dramatically. 
While filtering in the logarithmic mode shows great 
20 promise, it results in an extremely inefficient implemen- 
tation on presently available commercial digital signal 
processors such as the Texas Instruments TMS320. 
Over twenty times as many clock cycles are required to 
process a single FIR tap. A special purpose processor as 
25 described herein changes this situation dramatically by 
processing the samples in a much more efficient man- 
ner. Also, low-power, precision signal conversion cir- 
cuitry described herein for the acquisition and recon- 
struction of the sampled data is key to the successful 
As stated earlier, the implementation of digital filters 
is the primary task of the processor. An FIR filter, as 
illustrated in FIG. 5, can be viewed as a tapped delay 
line in which at each stage the incoming signal is held in 
35 a register, multiplied by a constant (filter coefficient), 
and the product added to the partial sum output of the 
previous stage. However, the multiplication requires 
repeated additions which consume time and scarce 
power. A logarithmic filter, such as 81 or 85 in FIG. 4, 
40 provides an advantageous alternative to the FIR filter 
in these respects. When the logarithmic filter is pre- 
ceded by logarithmic signal conversion and followed by 
antilogarithmic signal conversion, the logarithmic filter 
causes the receiver 17 to produce substantially the same 
45 acoustic outuut that it would be caused to emit if a 
30 attainment of a practical ear-level digital hearing aid. 
- - _  - 
herein are now contrasted with the linear operations of linear A D C ~ A C  with a filter-limit-filter using FIR 
a conventional finite impulse response (FIR) filter. prefilter and postfilter were used. 
One of the Principal factors governing the Power By processing logarithmically encoded data directly, 
consumption of a digital filter is the wordlength used. In filtering performance is improved, circuit area is re- 
a filter employing h e a r  arithmetic in which the num- 50 duced, and power consumption is minimized as a result 
bers stored in the registers are directly proportional to of the shorter wordlength required. Furthermore, 
the signal amPlitUdes, the accuracy of a ~ ~ m b e r  de- power is not improvidently wasted in converting the 
pends on its magnitude. But for adequate signal-to-noise logarithmically encoded samples to a linear format be- 
ratio and a reasonable wordlength, the dynamic range fore they can be processed by more conventional pro- 
of the filter is severely limited. 55 cessors and re-compressing the output samples before 
Moreover, the distribution of speech amplitudes, they are expanded by a CODEC (coder-decoder). 
often modeled as a Laplacian, has several implications Because the theory of the FIR filter is useful in study- 
with regard to choosing an appropriate number system. ing the more advanced subject of the logarithmic filter, 
It is important that any proposed number system con- it is convenient to think in FIR terms when describing 
centrate the available resolution near zero while retain- 60 the logarithmic filter. However, it is emphasized that 
ing cognizance of distant states. In the context of infor- the actual circuitry an operations used in the two filters 
mation theory it can be shown that for a given number are very different. 
of code words the maximum information rate through a In signAogarithm arithmetic, multiplication becomes 
channel is achieved when all code words are equally simple addition. This means that an add circuit execut- 
likely to be transmitted. If the digital code words used 65 ing an add operation is used in a logarithmic filter in- 
to represent instantaneous speech pressures are uni- stead of a multiply circuit executing repeated add oper- 
formly distributed over a given range, those code words ations as in an FIR filter. Multiplication in a logarithmic 
representing small changes in pressure will have a much fi!ter is exact and introduces no roundoff error. 
9 
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A logarithmic operation on two numbers A and B in 
the logarithmic filter which is analogous to adding two 
numbers X and Y, where A is log X by definition and B 
is log Y by definition, is understood by recognizing that 
( I )  
A-B=2-2=0; log (l+antilog (O))=log (2)=0.3010. 
. . and C=A+log (2)=2+0.3010 . . . =2.3010 . . . A 
logarithmic value A=3 when “added” value of 5 nor a 
logarithmic value of 3. 
For the present purposes a logarithmic filter suitably 
has a series of filter stages with inputs and outputs in 
5 
Xr Y=X(1+ Y/X) 
cascade and respective- registers associated with the 
filter parameters. The filter stages include electronic 
Accordingly, the logarithmic operation should corn- filter stages for storing electrical representations of pute a number C where 
C=log (X+ r) (2) 10 addition circuits for respectively adding the electrical 
representations of the filter parameters to the electrical 
signal to be filtered thereby producing a set of filter sum 
signals. At least one of the filter stages includes a loga- 
rithmic accumulate circuit for producing a filter signal 
l 5  in substantially logarithmic form at its output by nonlin- 
early combining a filter sum signal for that filter stage 
with a signal from an output of another filter stage. 
For the reasons discussed above, the electronic hard- 
ware (or software when used) in a logarithmic filter is 
thus very different from that of the FIR filter. 
A filter-limit-filter digital filter bv its intervening limit 
Substituting Equation (l), 
C=log (X(l+ Y/X)  (3) 
BY recognizing that the log of a Product is a sum of 
logarithms of factors, and the log of a ratio is a differ- 
enCe D Of logarithms Of dividend and divisor, E¶UatiOn 
(3) reduces to 
(4) C=log X+log (l+antilog(log Y-log X) )  
I I 
operation also introduces a nonlinearity which makes 
the filter-limit-filter different from any mere linear ‘filter 
such as the FIR (finite impulse response) filter, even 
25 when the Drefilter and Dostfilter are linear and not loea- 
Since by definition A=log X, B=log Y, and D=B-A, 
the logarithmic operation analogous to adding 
is given as 
and 
w 
C=A+log (I+antrlog (4) (5 )  rithmic. If the combination of filter, limiter and filter 
were equivalent to any single FIR filter, economy and 
power dissipation considerations would dictate a reduc- 
3o tion in the circuitry to such a single FIR filter, if it 
(6) existed. However, no FIR filter exists which is equiva- 
lent to the filter-limit-filter, or sandwich filter. 
Consequently, the logarithmic add involves a first oper- since the limit operation is set to prevent excessive 
which is electronically implemented by circuitry essen- is pervasive, not to mention 
tially similar to an add circuit. Second, an operation log 35 that the logarithmic analogy addition implemented in 
lookup for instance. Third, the value A is electronically does not produce an analog output in actor- 
The term “Logarithmic the output of the prefilter itself adapted to the frequency (LMA) cell” is used herein to refer to the electronic 40 response of the microphone, receiver and ear. Due to 
circuitry in a logarithmic filter which is very different the nonlinearity of the hard limiter, the postfilter does 
addition in an FIR filter. In an &bit VLSI realization of the analog-to-digital converted signal either. The logs- a single LMA cell of the present work, less than 25% of rithmic sandwich filter fully 
loud sounds from being emitted by the receiver than a 
where D is defined to be 
D=B-A 
ation of a subtraction corresponding to Equation (61, signal levels that will routinely occur in hearing aid 
operation, the 
(1 +antilog (D)) is performed electronically by a the PLA is nonlinear. As a result, the digital to analog 
added by an add circuit to the resu1t Of the lookup. dance with the filtered signal from the prefilter, nor is 
from? but to, a stage Of multiplication and process a signal in accordance with the frorn 
as a whole to the entries for PUToses Of the lookup are 45 ameliorate hearing deficiencies and prevent painful]y non-zero. The table can be efficiently implemented as a 
programmable logic array (PLA). Roundoff error prop- 
agation associated with the accumulate operation is a linear can’ 
factor which should be considered in using the lookup An LMA in 
table a dynamic range in of 100 dB and an RMS of 5 volts and a minimum feature size of 3 micrometers 
signal to RMS noise ratio of 31 dB is obtainable. illustratively has a power consumption of 20 micro- 
For convenience of description, the logarithmic oper- watts. The cell includes the PLA lookup table, Parame- 
ation analogous to adding in an FIR filter may be called ter registers that hold filter parameter values K for the 
‘badding in the logarithmic domain” or “accumulating”. 55 Iogarithmic digital filter corresponding to the loga- 
Similarly, addition of logarithms may be called a “mu]- rithms Of linear FIR filter coefficients, and combinato- 
tiply” even though there is no repeated addition of rial logic circuitry. By avoiding the use Of dynamic 
them. The shorthand terminology also appears in the CMOS design styles, the cell consumes only a few mi- 
expression Logarithmic Multiply Accumulate (LMA) crowatts when input vectors are changing at a very 
used above. However, it is emphasized that in the pres- 60 Slow rate. In this manner, the P r ~ ~ s o r  conserves 
ent context, the logarithmic multiply operation is not an power when the hearing aid is in a quiet environment. 
electronic multiplication in the conventional sense of The LMA cell requires just over 1500 transistors in a 
repeated addition. Furthermore, the logarithmic accu- preferred embodiment. The area occupied by the cell is 
mulate operation is not adding in the conventional sense 2 square millimeters. Therefore, 32 of these multiply 
of the term because a logarithmic value A=2 when 65 accumulate cells arranged in a linear systolic array eas- 
“added” to a logarithmic value of B=2 is not a logarith- ily fit on a 10 millimeter square chip. With a sampling 
mic value of 4. Instead, it is 2.3010 . . . Thus, in this rate of the system of 12.5 kHz, and the LMA circuit 
example, 2+2 equals 2.3020 . . . because producing outputs at a 10 MHz rate, multiplexing the 32 
approach. With an &bit encoding and a sparse lookup 50 oxide semiconductor) technology with a power supply 
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LMA cells by a factor of 8 provides suitable processing and 7 are in one example provided as electronic adder/- 
(256 FIR filter taps) for a four-channel, instantaneous- subtracters. In the logarithmic context, however, they 
compression hearing aid with a power consumption of 5 operate as if they were multiplier/dividers in the linear 
milliwatts. This arrangement is called a Multiplexed domain because they add and subtract logarithmic sig- 
Logarithmic Multiplier Accumulator Cell (MLMAC) 5 nals. Advantageously, these circuits modify the filter 
wherein additional coefficient and data registers permit parameters of logarithmic adaptive filter 93 in incre- 
multiple LMA operations during a sampling period. ments of log representation. 
With a power supply voltage of 1.5 volts and state-of- As shown in FIG. 8, the coefficients in the linear 
the-art, 1 micrometer, VLSI fabrication, a power con- domain are adjusted in equal percentage increments, as 
sumption of 200 microwatts is contemplated for the 10 a result of using the circuits from said parent application 
DSP chip 45. Using similar VLSI fabrication of the for controlling a logarithmic filter. The percentage 
AIC chip 43, the overall power consumption of chips 43 incremmts are equal, for example, because adding a 
and 45 together is on the order of a milliwatt. constant logarithmic amount to any number is equiva- 
Referring again to FIG. 4, the postfilter outputs of lent to multiplying the linear number by a constant. 
the four channels A, B, C and D of logarithmic sand- 15 Multiplying a number by a constant increases that num- 
wich filter 87 are combined by logarithmic accumula- ber by a constant percentage, regardless of the number 
tion in a logarithmic combiner circuit 91, the output of value. This results in a smaller error and statistical fluc- 
which is supplied to the antilogarithmic DAC conver- tuation for smaller coefficients as shown in FIG. 8 than 
sion operation in circuit 53. If adaptive feedback offset- would be the case in FIG. 9 representing the'circuits of 
ting is omitted, the input from logarithmic ADC is 20 FIG. 6 and 7 for adaptively controlling an FIR filter 
directly supplied to each prefilter of channels A, B, C that was described in said parent application Ser. No. 
and D. FIG. 4, however, shows a more sophisticated 172,266. 
arrangement for offsetting feedback by an all-hardware Filter 93 of FIG. 4 is thus an example of a logarithmic 
logarithmic filter 93 having its input connected to the adaptive filter having electrically stored parameters 
output of logarithmic combiner 91. The Iog filter 93 has 25 representing coefficients in logarithmic form. Logic 
its output connected to a log combiner 95 to which the circuit 97 is an example of a linear control means for 
output of the logarithmic ADC is also connected. In continually altering the coefficients to vary them in 
this way, the log filter produces a signal in logarithmic magnitude in substantially constant percentage 
form which offsets in log combiner 95 the feedback amounts. The linear control means is interconnected 
contribution in the microphone 13 output. The output 30 with means for electronically filtering (e.g. logarithmic 
of log combiner 95 is a combined signal input supplied sandwich filter 87). The logarithmic adaptive filter fur- 
to each of the four prefilters for channels A, B, C and D. ther include means for electronic processing of a fil- 
The filter parameters of the log filter 93 are continu- tered signal and a distinct signal relative to the electri- 
ally varied by a logic circuit, or electronic control, 97 as cally stored coefficients to produce an adaptive output 
necessary to simulate feedback path Hf and cancel the 35 in logarithmic form to a first means for combining to 
feedback even under changing physical conditions in substantially offset the feedback contribution in the 
daily use of the hearing aid by the hearing impaired electrical output of the microphone means in the elec- 
person. A signal generating circuit 99 produces a signal troacoustic system. 
Se distinct from in waveshape from, and uncorrelated Log filter 93 suitably has a series of filter stages with 
with, the external sound received by microphone 13. 40 inputs and outputs in cascade and respective registers 
Signal Se is weighted by adding the logarithm of a associated with its filter stages for storing electrical 
weight W1 to it before logarithmic accumulation in log representations of variable filter parameters corre- 
combiner 91. Also, signal Se and the combined signal sponding to logarithms of values of adaptive filter coef- 
input from log combiner 95 are provided on separate ficients. The filter stages respectively add the electrical 
lines to logic circuit 97. Logic circuit 97 compares the 45 representations of the filter parameters to the electrical 
signal Se with combined signal input, which is an error signal from log combiner 91 to be filtered thereby pro- 
signal in logarithmic form for adaptive filtering pur- ducing a set of filter sum signals. Logarithmic accumu- 
poses, and updates parameters for log filter 93 accord- lation in a filter stage produces a filter signal in substan- 
ingly. tially logarithmic form at its output by combining a 
It should be recognized that the logarithmic adaptive 50 filter sum signal for that filter stage with a signal from 
filter embodiment of FIG. 4 is a logarithmic analog of an output of its predecessor filter stage. 
corresponding linear filter circuitry disclosed in parent The electronic control circuitry of logic circuit 97 
U.S. patent application Ser. No. 172,266, filed Mar. 23, continually alters the electrical representations to vary 
1988 and incorporated herein by reference. Several each filter coefficient in magnitude in substantially con- 
embodiments with different connections and operations 55 stant percentage amounts of the value of that coefficient 
using the signal Se are shown in the parent application at any given time. For example, in FIG. 6 the electronic 
and are interpreted in their linear form. Also, it is addi- control circuitry responds to first and second externally 
tionally noted herein that each of the drawings of said derived control signals such as noise signal Se (or out- 
parent application represents a system that is addition- put Y from log combiner 91) and the polarity signal 
ally interpreted and implemented in logarithmic form 60 from log combiner 95 which both have respective 
according to the principles stated herein. changing polarities. Registers 18l.O-.M temporarily 
FIGS. 12 and 24 of said parent application are repro- store a series of values representing changing polarities 
duced herein as FIGS. 6 and 7 and the description of of the first externally derived control signal. Each filter 
these Figures in the parent application is incorporated parameter is increased and decreased in magnitude by a 
herein by reference with the rest of that parent applica- 65 constant amount in addhubtract circuits 185.O-.M. The 
tion. FIGS. 6 and 7 illustrate two of many different increasing and decreasing respectively depend on 
possible alternative circuits for implementing logic cir- whether a corresponding value in the series of values 
cuit 97 of FIG. 4. The addhubtract circuits in FIGS. 6 has the same or opposite polarity compared to the po- 
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larity of the second externally derived control signal 
(e.g. log combiner 95 output) currently. In this way, 
each coefficient, the logarithm of which is represented 
by each filter parameter, is increased and decreased in 
increments of a substantially constant percentage of 
each coefficient at any given time. 
In FIG. 7, the electronic control circuitry has a first 
set of registers 301.0-.M for holding running totals that 
are incremented and decremented by addhubtract cir- 
cuits 305.0-.M as a function of polarity of the log com- 
biner 95 output and polarity of at least one signal (Se, U, 
or Y) from logarithmic sandwich filter 87. A second set 
of registers 303.0-.M hold digital values in logarithmic 
form representing each parameter. Add circuits 
307.0-.M respectively add the running totals in the first 
set of registers to corresponding digital values in the 
second set of registers less frequently than the incre- 
menting and decrementing of the first set of registers 
occurs. 
14 
(H.L.) circuit 417, as well as to an 8 bit filter output bus 
419. Hard limit circuit 417 responds to the bus 415 pre- 
filter output part of the 4 2  output of stage 401 to pro- 
duce an intermediate output signal generally limited to 
5 a predetermined range of electrical values. This inter- 
mediate output signal is supplied on a bus H.L.OUT 429 
to a 2-to-1 multiplexer 431. Multiplexer 431 has an 8 bit 
output bus 433 carrying each sample X in parallel digital 
form simultaneously to all of the filter stages 401-408 at 
10 once. Multiplexer 431 multiplexes the intermediate out- 
put signal on H.L.OUT bus 429 with LOG SIGNAL 
supplied on an input bus 435 so that the logarithmic 
filter stages 401-408 operate as both a logarithmic pre- 
filter and a logarithmic postfilter. 
Control for the logarithmic sandwich filter 400 of 
FIG. 10 is provided by a circuit 441 for generating 
clock pulses on the order of 10 MHz, a digital counter 
443 for counting the clock pulses to produce a count 
output on a bus 445, and a decoder 447 for decoding the 
15 
In FIG. 10 a preferred electronic filter structure 400 20 count output into control signals on six control lines 449 
implements logarithmic sandwich filter 87 of FIG. 4 for for coordinating the operations of each MLMAC stage, 
filtering an &bit electrical signal LOG SIGNAL such two control lines 451 for the hard limit circuit 417 and 
as the output of log combiner 95. In FIG. 10 a series of a line 453 for multiplexer 431. 
eight MLMAC filter stages 401, 402, . . . 407, 408 are Demultiplexing the output bus 413 onto buses 415 and 
responsive to the electrical signal and have 8 bit bus 25 419 is accomplished by control signals on the control 
inputs D1 and 8 bit bus outputs Q1 in cascade. Each lines from decoder 447. For example, decoder 447 is 
filter stage has a second bus input D2 and bus output 4 2  connected by a line 455 to a latch 457. Decoder 447 
(both 8 bits). Filter stage 408 has its output Q1 con- only clocks latch 457 when a multiplexed digital signal 
nected to its own second input D2, and the filter stages representing postfilter output is present on bus 419, and 
have their inputs D2 and outputs 4 2  connected in cas- 30 not when the information on bus 419 is prefilter output 
cade in reverse to the cascading of inputs D1 and out- intended for hard limit circuit 417. In this way way 
puts Q1. latch 457 is rendered insensitive to prefilter output 
Each filter stage 401-408 stores electrical representa- which is not intended for it anyway. On the other hand, 
tions of filter parameters K consecutively supplied in when prefilter output is present on buses 413 and 415, 
parallel form on a bus Kr.v411.1 from host computer 69 35 decoder 447 selects the hard limit output bus 429 input 
of FIG. 4 and loads from stage to stage on buses by activating control line 453 to the 240-1 multiplexer 
411.2-3 in the manner of loading a long shift register. 431. At other times, multiplexer 431 is made to connect 
The series of filter stages 401-408 include other shift- LOG SIGNAL to the MLMAC stages 401-408. 
register based circuits for filtering signals from the Q Advantageously, multiplexer 431 in FIG. 10 doubles 
outputs through the series of filter stages from the first 40 the processing capabilities of MLMAC stages 4 0 1 4 8  
(401) to the last (408) of the filter stages and then filter- by making them act as both prefilter and postfilter to the 
ing signals back through the series of filter stages from hard limit circuit 417 and thereby even more efficiently 
the last to the first of them to produce a filtered signal implement logarithmic sandwich filter 87 of FIG. 4. It is 
output in parallel form on an 8 bit bus 413. emphasized that this multiplexing provided by multi- 
As described, the series of filter stages 401-408 pra- 45 plexer 431 is additional to multiplexing within each 
cesses in two directions, forward and reverse. In fact, MLMAC stage, further described next, and thus pro- 
each particular filter stage processes filter signals in vides another important contribution to the practical 
both directions with respect to each filter parameter in implementation of the logarithmic sandwich filter 87. 
that particular filter stage. Advantageously, it is recog- In FIG. 11 a representative circuit 402 of each 
nized herein as being desirable to make the logarithmic 50 MLMAC filter stage has eight registers 501.1-.8 for 
prefilter and postfilters analogous to a linear phase fil- storing digital representations of a number of filter pa- 
ter. In FIR filter theory, a linear phase filter has taps rameters in association that individual filter stage. Each 
with filter coefficients which are symmetric with re- of the eight registers holds an eight bit representation of 
spect to the center of the series of taps. The logarithmic a respective filter parameter. The filter parameters are 
transformation does not disturb this symmetry, and the 55 indexed according to their channel A, B, C or D. Two 
logarithmic filter parameters are advantageously also filter parameters for each channel are stored in associa- 
symmetric. For example, in a 32 tap logarithmic filter, tion with each filter stage for the total of eight registers 
parameter KO=K31, Kl=K30, KZ=K29, K3=K28, . . 501.1-.8. Advantageously, therefore, the channels are 
. K15=K16. The MLMAC stages are conceptually multiplexed as well as a pair of parameters for each 
folded around the center of symmetry, so that the first 60 channel in each filter stage. 
stage 401 holds parameter KO which is also used as K31. An 8-to-1 multiplexer 503 receives 64 lines from the 
Further coefficient multiplexing in the first stage pro- registers 501.1-.8 and is operated by three control lines 
vides parameter K1 which is also used as K30. Second 505 from decoder 447. Multiplexer 503 and decoder 447 
stage 402 holds parameters K2 and K3, which are also multiplex the operations of each individual filter stage 
used as K29 and K28. In this way only 8 MLMAC 65 with respect to the digital representations of the param- 
stages act as a 32 tap logarithmic filter. eters so that the filter 401-408 of FIG. 10 operates as a 
The 8 bit Q2 output bus 413 OT first MLMAC stage plurality of bandpass filters equal in number to the num- 
401 is connected to an 8 bit input bus 415 for a hard limit ber of filter parameters for different channels associated 
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with each filter stage, e.g., the number of channels 
themselves. Decoder 447 coordinates the operations of 
each filter stage and causes the multiplexer 503 in each 
filter stage to select corresponding filter parameters by 
channel in all of the filter stage means at once in accor- 
dance with values of an index represented in parallel 
digital form on the three select lines 505. In this way, 
operations are multiplexed so that the filter as a whole 
operates as a plurality of bandpass filters, and each 
bandpass filter has a filter characteristic defined by the 
set of filter parameters in the filter stages selected ac- 
cording to the same value of the index. 
In FIG. 10 the filter stages are in predecessor-succes- 
sor relationship electrically speaking (without regard to 
actual placement on the VLSI die). For example, 
MLMAC stage 401 is a predecessor, or previous cell, to 
MLMAC stage 402; and MLMAC stage 403 is a succes- 
sor, or next cell, relative to MLMAC stage 402. 
In FIG. 11 signals are filtered through the series of 
stages 401-408 by first and second 16-cell shift registers 
511 and 513. Each shift register 511 and 513 holds 8 bits 
of parallel digital information in each cell and acts as a 
16 stage FIFO (first-in-first-out) structure for whole 
bytes. in other words, each shift register holds 8 bits 
times 16 cells or 128 bits in all. The 16 cells in shift 
register 511 are cascaded for transfering filter signals for 
both prefilter and postfilter purposes in all four filter 
channels A, B, C and D to a successor filter stage in the 
series 401-408. Second shift register 513 also has 16 
cascaded cells for transfering further filter signals for 
both prefilter and postfilter purposes in all four filter 
channels A, B, C and D to a predecessor filter stage in 
the series. The 16 cells thus accommodate 2 filtersx4 
channelsX2 taps= 16 bytes. 
Processing in FIG. 11 is performed by an adder 521 
and log PLA combiner 523. Adder 521 is fed by an 8 bit 
bus from 840-1 multiplexer 503 to which 8 bit sample X 
on bus 433 is added. An 8-bit output sum from adder 521 
is fed to log PLA combiner 523 which supplies an 8 bit 
result on a data bus 525 to both shift registers 511 and 
513. Decoder 447 clocks all of the cells in shift register 
511 by a control signal on a line 527 when shift register 
511 is to receive the result from combiner 523. Decoder 
447 clocks all of the cells in shift register 513 by a con- 
trol signal on a line 529 when shift register 513 is to 
receive the result from combiner 523. Clocking moves 
the contents in the 16 cells ahead by one cell and deliv- 
ers a latest sample at 8 bit output Q1 of shift register 511 
or 8 bit output Q2 of shift register 513 to the successor 
or predecessor filter stage. The entire filter assembly 
with its repeated synchronized data moves in all filter 
stages comprise a systolic array implementation. 
A 2-to-1 multiplexer 531 has first and second 8 bit 
input buses D1 and D2 respectively connected to the 
predecessor and successor filter stages as shown in FIG. 
10. Thus input bus D1 is connected to a first shift regis- 
ter in the predecessor filter stage analogous to 511 and 
to a second shift register in the successor filter stage 
S 
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combining the filter sum signal with a signal from the 
multiplexer 531 derived from the first shift register in 
the predecessor filter stage or from the second shift 
register in the successor filter stage respectively. 
The entries Pr (prefilter) and Po (postfilter) followed 
by channel designations (A, B, C, D) and coefficient 
numerals in the boxes of the shift registers 511 and 513 
specify the order (working from Q output back through 
the cells) in which the decoder 447 is set to call out 
parameters from the 8-to-1 multiplexer 503 and to oper- 
ate the 2-to-I multiplexer 431 of FIG. 10. In the prefilter 
mode, multiplexer 431 of FIG. 10 is caused to select 
input line 435 LOG SIGNAL, and decoder 447 selects 
the channels in order on lines 505 for a given parameter 
number. On each channel select operation, decoder 447 
operates line 527 to cause multiplexer 531 to select out- 
put from previous cell on input D1 (tap i) and then 
select output from next cell on input D2 (tap 31-i). Con- 
currently in the same channel select operation, decoder 
447 activates line 529 to clock the tap i result into the 
shift register 511 and then to activate line 527 to clock 
the tap 314 result into the shift register 513. 
In the postfilter mode, multiplexer 431 of FIG. 10 is 
caused to select input line 429 H.L.OUT, and decoder 
447 selects the channels in order on lines 505 for the 
given parameter number, with multiplexer 531 and shift 
registers 511 and 513 operating within each channel 
select operation as described. Then the decoder 447 
proceeds to the second coefficient and executes the 
prefilter channel selects and then the postfilter channel 
selects all over again. This completes a full cycle, which 
is repeated endlessly. It should be understood that the 
legends in the shift register cells indicate the order and 
position of the data when prefilter-channel-A-coeffi- 
cient 2 is in the cell nearest output Ql. During the rest 
of the cycle the data is shifted through the cells continu- 
ally in the manner of a cyclic buffer store. 
FIG. 12 shows more details of hard limiter 417 of 
FIG. 10. Hard limiter 417 acts as limiting means, re- 
sponsive to a signal from an output of a filter stage in 
said series, for producing a filtered signal output gener- 
ally limited to a predetermined range of electrical val- 
ues. Multiplexer 431 is connected to the first of the filter 
stages in FIG. 10 and multiplexes the filtered signal 
'output of the hard limiter 417 with the electrical signal 
to be filtered so that the electrical signal is prefiltered 
through the series of filter stages and back again, then 
limited by hard limiter 417, and then postfiltered 
through the series of filter stages and back again. 
50 Hard limiter 417 in FIG. 12has four storage registers 
551 for holding electrical representation of a boost 
value for each filter channel A, B, C and D. The appro- 
priate boost value is selected from registers 551 by a 
4-to-1 multiplexer 555 which is controlled by decoder 
55 447 by two select lines 451 which are suitably con- 
nected to two channel select lines in lines 505 or other- 
wise as appropriate. A digital adding circuit 553 is con- 
nected to the outDut of multiolexer 555 for electricallv 
analogous to 513. Miltiplexer 531 selects bus D1 or 6 2  adding to, or incieasing, the 8 bit digital signal on bui 
under control of decoder 447 on a line 533, to feed log 60 415 with the digital representation of the boost value for 
PLA combiner 523 on an 8 bit bus 535. the selected channel. Adding circuit 553 produces a first 
Adder 521 and log PLA combiner 523 thus act as an output signal on a line 557 having a variable level de- 
electronic processer that adds each electrical represen- pending on the magnitude of the boost value and the 
tation of a filter parameter to the electrical signal X to magnitude of the digital signal on bus 415. Adding cir- 
be filtered thereby producing a filter sum signal for 65 cuit 553 has a maximum value, such as 11111111 of 
combiner 523. Combiner 523 produces a filter signal in which it is capable, so its output does not exceeding that 
substantially logarithmic form for thi  first or second maximum output level. A digital subtractor 559 has its 
shift register (511 or 513 respectively) by nonlinearly subtracting (-) input connected to the 8 bit line from 
17 
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the multiplexer 555, and its plus (+) input connected to 
the output of adding circuit 553. Subtractor 559 de- 
creases the first output signal from the adding circuit 
the channel to produce a limiter output. The limiter 5 
closed once again to redistribute the charge. The result- 
ing voltage across the capacitors is: 
553 by the digital representation of the boost value for 
output represents the Same magnitude as the electrical 
signal on bus 415 unless the electrical signal exceeded a 
v 2 = (  cI/(ci + c2))' X F'REF=d2 X &'REF 
The process is continued in this fashion for 
after which the final On capacitor c1 is 
predetermined magnitude inversely related to the boost 
value. Specifically, if the maximum level of which add- 
ing circuit 553 is capable is designated MAX, then the '' 
hard limit value HL imposed on the magnitude of the ne ratio 'd' corresponds to the base of logarithms for 
signal to be limited is MAX less the boost value, or the system. F~~ a base d=0.941, the capacitor values 
HL=MAX-BOOST. If the magnitude of the signal chosen are c1=32 p~ and c 2 = 2  p ~ .  
exceeds HL, then the limiter output is HL. If the magni- 15 An 8-bit counter monitors the number of clock cycles 
tude of the signal does not exceed HL, then the limiter used. The 74,it digital word that is to be converted is 
overall operations, the circuitry of FIGS. 12 and 10 is equal, the clock to the switches is disabled. The residual 
suitably arranged to multiplex the operations of each voltage on capacitor C1 corresponds to the analog 
individual filter stage for filtering with respect to each 2o equivalent of the input digital word. 
of the plurality of filter parameters for that individual F~~ analog-to-digital conversion, the analog signal is 
filter Stage and for COnCulTently multiplexing, for the sampled and the sample is compared with the analog 
means for increasing (e.g. adding Circuit 553) and said output of the DAC. When equal, the clock to the 
means for decreasing (e.g. subtracting Circuit 559, the switches in the D/A converter is stopped and at the 
electrical representations Of  the boost Values from Stor- 25 Same time the counter value is latched. This 7-bit word 
age means So that the boost values for limiting Purposes is the digital equivalent of the input analog sample. The 
respectively correspond to particular filter parameters. clock to the switches is disabled if the digital cornpara- 
Turning to FIG. 13, an ADC-DAC logarithmic con- tor fires, or the input digital word is equivalent to zero, 
version circuit based on a charge-redistribution tech- or if the analog comparator fires. 
nique is believed to be the most suitable for low-power 30 This basic logarithmic converter of FIG. 12 can be 
applications. The circuit is uncomplicated, has ex- made more efficient in terms of speed of operation by 
tremely low power consumption, and feasible to imple- the addition of another capacitor C3(2 pF), which like 
ment in VLSI. The ADC and DAC are implemented C2 is also used for discharging capacitor C1. (See FIG. 
with a logarithm base d=0.941. This corresponds to an 14) The two capacitors C2and C3are used alternately to 
RMS Signal-to-Noise Ratio (SNR) of 35.1 dB, a dy- 35 discharge capacitor C1; Le., when the charge on capaci- 
namic range 67.1 dB with an accuracy of 3% with re- tor Cl is being shared with capacitor C2, capacitor C3 is 
gard to the filter coefficients. Another logarithm base discharged and vice versa. This results in twice the 
d=0.908 with the wordlength of 8 bits was also studied. original conversion speed. 
This corresponds to an RMS Signal-to-Noise Ratio of A block-schematic diagram of a preferred version of 
31.1 dB, and a dynamic range of 106 dB with an accu- 40 a logarithmic ADC-DAC 601 is shown in FIG. 14. 
racy of 4.9% with regard to the filter coefficients. Here an 8-bit counter 611 is used with a decoder 613 to 
These performance parameters are based on the input generate the required control and timing signals. 
quantization only and do not include degradation due to Counter 611 is asynchronous and is operated from an 
the signal processing. The logarithm base is selected by oscillator 615 with a clock frequency o f 4  MHz. A least 
the skilled worker with a tradeoff between dynamic 45 significant bit (QO) of counter 611 Provides a 2 MHz 
range and SNR in mind. An embodiment with base input to a tWO phase clock generator. The two phases 
d=0.941 appears to be preferable for the hearing aid are then used to control numerous switches of the loga- 
purposes, and the same base d should be used in both the rithmic Signal Conversion circuitry 601. All 8 bits (Qoto 
DSP and ADC/DAC circuits. 47) of the counter 611 are connected to a digital com- 
charge-redist,.jbution which un- Each conversion cycle illustratively takes 40 micro- 
seconds with 4 MHz time base. On supplying power to equally weighted capacitors C1 and C2 in FIG. 12. 
a D / ~  cycle, capacitor c1 is precharged to a the circuit, the counter 611 is reset, the capacitor C1 is 
reference voltage wreh by closure of switch and charged, and a D/A cycle is initiated. In analog-to-digi- tal conversion a Samp1e.H high signal is asserted and capacitor C2 is discharged completely by closure of 55 used to sample an anti-aliased analog input signal from switch S2. During a phase 1 of an input clock, with microphone 13. An analog comparator 651 compares 
charge on capacitor C1 is redistributed to capacitor C2. age via operational amplifier and switching circuitry After redistribution the voltage on the capacitors is: 
611 value at that instant is latched into latch 623. Since 
the analog comparator output is asynchronous, it is 
latched by a D flip-flop in latch block 623. The output 
of the D flip-flop enables or disables the latch 623. 
During a D/A cycle an input latch 631 holds a digital 
word from the DSP chip for conversion to analog form. 
The outputs of the COunter 611 and the latch 631 are 
compared by the digital comparator 621. whose output 
given by: 
v n = (  cl /( CI + c2))" X V R E P  d" X VREF 
output is the magnitude of the signal unchanged. In compared with the lower 7 bits of the counter. When 
The logarithmic D/A conversion is based on a 50 parator 621 and to an Output latch 623* 
pior 
switches s1 and s2 open, a switch s3 is closed and the the voltage On capacitor c1 with the analog input volt- 
6o 653. When the analog 651 fires, the 
V i  = VREFX Ci/(Ci + C2) 
d= CI/(Cl+ C2) 
During phase 2 of the clock, switch S3 is opened and 65 
switch S2 is closed; thereby discharging capacitor C2 
completely. The residual voltage on capacitor C1 is now 
Vi (as given above). On the next phase 1, switch S3 is 
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goes high when the count value is same as the input value which is to be converted to analog form. First and 
word. This comparator output signal disables the clock second capacitors C1 and C2 are provided. Switches 
to the switches, and capacitor C1 thereupon holds the are generally operable for executing selective opera- 
analog voltage to which the digital value in latch 631 is tions including selectively charging at least one of the 
converted. A sample-and-hold (S/H) circuit 641 is en- 5 first and second capacitors, selectively discharging at 
abled and sample the analog voltage on capacitor Ci least one of the first and second capacitors, and selec- 
and hold it as the analog output of the logarithmic tively connecting the first and second capacitors so that 
DAC. a redistribution of charge between them occurs. In FIG. 
Some design and layout considerations are next dis- 14 switch p0S SGN and PRE A2D act as a first switch 
cussed. It is possible to implement accurate capacitor 10 generally operable for charging first capacitor c 1  to a 
ratios in MOS technology. The electrodes of MOS first voltage from the source of voltage. Switch PHS2 
capacitors can be realized in the following ways: dischaiges second capacitor C2 to a voltage level differ- 
1. Metal or Polysilicon-over-diffusion structure ent from the voltage to which first capacitor C1 is 
In this structure a thin layer of si02 is grown Over a charged. A third switch A2D connects first capacitor 
heavily doped region in the substrate. This doped re- 15 c 1  SO charged to second capacitor c 2  so that a redistri- 
gion forms the bottom plate of the capacitor and the top bution of charge occurs and the voltage across first 
plate is formed by covering the sio2 with Or capacitor C1 is reduced to a predetermined fraction of 
polysilicon. The variation in oxide thickness is usually the first voltage. 
within f15% causing a 0.1% error in the capacitance 611 for repeatedly 
2o operating the second and third switches PHS2 and A2D value. 
alternately so that the voltage across first capacitor C1 
number of times, the number being represented by the 
remaining across first capacitor C1 after being reduced 
the digital value is converted. The analog voltage to 
which the digital value is converted is substantially 
Decoder 613 responds to 
2. Polysilicon-over-Polysilicon structure 
In a siiicon-gate Poly” process, a second is repeatedly reduced by the predetermined fraction a layer of low resistivity polysilicon is used as an inter- 
ory application. These two poly layers can be used as 25 
type of capacitor is the random variation in oxide thick- 
ness caused by the granularity of the polysilicon surface 
causing a 0.12% error in the capacitance value. The 
ratio of capacitance to area for this type of structure is 30 
sion structure. 
connect Or for the formation Of a floating gate for mem- digital value held in the latch 631, so that the voltage 
the plates Of a capacitor’ A major disadvantage Of this for that number of times is an analog voltage to which 
to a first ‘Onstant to a power number 
smaller than that of a Metal or Polysjlicon-over-diffu- where is substantially proportiona1 to the number Of 
times that the first and second capacitors are connected, 
or the number of redistribution operations performed 
by the switches in a particular conversion. The number 
con. The properties of this type of capacitor are similar 35 N is a direct function of and Proportional to the digital 
to the polysilicon-over-polysilicon structure. value which is to be converted to analog form, so that 
In all the above structures, there is a large parasitic the voltage across at least one of the capacitors C1 and 
capacitance from the bottom plate of the capacitor to c 2  after the operations are executed is an analog volt- 
the substrate, and thus to the substrate bias. In the case age to which the digita1 is converted. It is be- 
of the metal Or po~ysi~icon Over diffusion capacitor, lieved that the value d is preferably established between 
where the bottom plate is embedded in the substrate, 0.85 and 0.99. In nKst cases, the Capacitance c 1  is pref- 
this stray capacitance is that of a reverse biased p-n erably at least ten times the 
junction and can be 15-30o/c of the total capacitance In the analog to digital conversion aspect decoder 
(C), depending on the oxide thickness and the construc- 613 Operates the switches to make them Perform a se- 
tion of the device. Fof the “double poly” and metal- 45 qUenCe Of the Selective Operations among which opera- 
over-polysilicon structures the stray capacitance associ- tions the redistribution of charge repeatedly Occurs a 
ated with the bottom piate is typically 5-20% of C. number of times until a predetermined electrical condi- 
The accuracy of the logarithmic D/A converter de- tion, involving the Sample Of the analog signal, occurs. 
on the accuracy of the ratio (C1/(Cl+C2). The Circuitry produces a digital value as a function Of the 
capacitance ratio is affected by the inaccuracies of the 50 mmber of times the redistribution of charge occurs, so 
capacitances themselves. Errors in the ratio are due to that the digital value So produced when the operations 
change in area (random edge variations), the oxide are executed is the digital value to which the sample of 
thickness of the capacitors, and the “undercut”. This the analog signal is converted. For example, counter 
undercut is due to the lateral etching of the plates of the 611 continually increments a count of a number propor- 
capacitor along its perimeter during fabrication. It de- 55 tional to the number of times the selective operation of 
creases C, which is proportional to the perimeter of the redistributing charge occurs. Electronic comparing 
device. A common approach to avoid this undercut is to circuitry 653 and 651 responds to the voltage across the 
connect identically sized small “unit” capacitors in par- first capacitor C l  reaching a particular level and sup- 
allel to construct a larger one. Using this technique the plying a control signal on a line 661 to data latch 623 to 
area/perimeter ratio is nearly the same for any two 60 latch the count from counter 611 when the level is 
capacitors. However, these capacitors occupy large reached. 
areas since they utilize only 60% of theavailable space. A process diagram of FIG. 15 shows illustrative op- 
A typical layout of a capacitor is cross-shaped. The erations of logarithmic A / D  signal conversion. Opera- 
capacitors C1, C2, and C3 are implemented with similar tions commence with a START 701 and proceed to a 
layouts. 65 step 703 to reset a counter value N to zero. The analog 
In its digital to analog conversion aspect, electronic signal is sampled in a step 705. Step 707 disconnects C2 
signal conversion apparatus is provided in FIG. 14 from C1 and discharges the second capacitor to a volt- 
which has a circuit 631 for temporarily holding a digital age level different from the voltage to which the first 
3. Metal-over-Polysilicon structure 
The plates ofthe capacitor are metal and polysili- 
C2. 
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capacitor is charged. Then a step 709 charges the first at least one of said filter stages including means for 
capacitor to a first voltage from the source of voltage. producing a filter signal in logarithmic form at its 
A test step 711 determines whether the voltage across output by combining its filter sum signal with a 
first capacitor C1 is less than the level sampled in step signal from the output of one of the other filter 
705. If not operations proceed to a step 713 to connect 5 stages; and 
the first capacitor so charged to the second capacitor so wherein said electronic filter further comprises means 
that a redistribution of charge occurs and the voltage connected to said signal processing means for mul- 
across the first capacitor is reduced to a predetermined tiplexing its intermediate output signal with the 
fraction of its previous voltage. Then a step 715 incre- electrical signal to be filtered and for providing the 
ments the counter index N. Step 717 disconnects C2 10 multiplexed signal to the input of said filter 
from C1 and again discharges the second capacitor to a whereby said logarithmic filter means operates as 
voltage level different from the voltage to which the both a logarithmic prefilter and a logarithmic post- 
first capacitor is charged. Operations return to test step filter. 
711 and until the test is satisfied, repeatedly perform the 2. An electronic filter as set forth in claim 1 wherein 
discharging and connecting steps alternately (713-717) 15 said signal processing means further includes limiting 
so that the voltage across said first capacitor is repeat- means, responsive to said logarithmic filter means, for 
edly reduced by the predetermined fraction a number of producing the intermediate output signal generally lim- 
times, the number being represented by the digital value ited to a predetermined range of electrical values. 
N. When the test of step 711 is satisfied, the voltage 3. An electronic filter as set forth in claim 1 wherein 
remaining across the first capacitor after being reduced 20 said means for producing a filter signal in logarithmic 
for that number of times is an analog voltage to which form includes means for nonlinearly combining the 
the digital value corresponds. Operations branch from filter sum signal for that filter stage with a signal from 
step 711 to a step 719 to latch index N as the log digital an output of another filter stage. 
representation and provide it as output. D/A conver- 4. An electronic filter as set forth in claim 1 wherein 
sion operates conversely. Operations loop back to step 25 said logarithmic filter means includes means for filtering 
703 through a test 721 if the process is to continue. If signals through the series of filter stages from a first to 
not, operations branch from test 721 to an END 723. a last of said filter stages and then filtering signals back 
The invention comprehends numerous embodiments through said series of filter stages from the last to the 
using digital or analog technology and incorporating first of said filter stages. 
software, hardware, or firmware as applications dictate. 30 5. An electronic filter as set forth in claim 1 wherein 
Applications, combinations and processes for hearing said logarithmic filter means includes means for filtering 
aids, public address systems and other electronic sys- signals through the series of filter stages from a first to 
tems generally for use in air, underwater, space or in a last of said filter stages and then filtering signals back 
other environments are within the scope of the inven- through said series of filter stages from the last to the 
tion. 35 first of said filter stages, whereby said means for filter- 
In view of the above, it will be seen that the several ing processes in two directions, each particular filter 
objects of the invention are achieved and other advanta- stage being responsive to the means for storing an elec- 
geous results attained. trical representation of a filter parameter connected 
As various changes could be made in the above con- thereto for processing the filter signals in both direc- 
structions without departing from the scope of the in- 40 tions with respect to each same filter parameter in that 
vention, it is intended that all matter contained in the particular filter stage. 
above description or shown in the accompanying draw- 6. An electronic filter as set forth in claim 1 wherein 
ings shall be interpreted as illustrative and not in a said means for storing includes means for holding digital 
scope-limiting sense. representations of a plurality of filter parameters for 
What is claimed is: 45 each individual filter stage, and second means for multi- 
1. An electronic filter for filtering an electrical signal, plexing the plurality of filter parameters controlling the 
filtering of each individual filter stage. 
a filter having an input for receiving a signal to be 7. An electronic filter as set forth in claim 1 wherein 
filtered, having an output producing a filtered sig- said means for storing includes means for holding a 
nal and having signal processing means including 50 number of digital representations of filter parameters 
logarithmic filter means producing an intermediate for each individual filter stage, and second means for 
output signal; multiplexing the number of digital representations con- 
said filter having a plurality of filter stages having trolling the filtering of each individual filter stage so 
inputs and outputs coupled in cascade, each said that said logarithmic filter means operates as a plurality 
filter stage filtering signals at its input according to 55 of bandpass filters equal in number to the number of 
electrical representations of filter parameters; digital representations of filter parameters held for each 
electronic control means coupled to said filter for individual filter stage. 
altering the electrical representations to vary a 8. An electronic filter as set forth in claim 1 wherein 
value of each of said filter parameters in substan- said means for storing includes means for holding a 
tially constant percentage amounts of the value of 60 number of digital representations of filter parameters 
that one of said filter parameters; for each individual filter stage, meamfor selecting cor- 
each said filter stage having means connected to it for responding filter parameters in all of the filter stages at 
storing its electrical representations of filter param- one in accordance with values of an index, and means 
eters; for multiplexing the number of digital representations 
each said filter stage including means for adding its 65 controlling the filtering of each individual filter stage so 
electrical representations of the filter parameters to that said logarithmic filter means operates as a plurality 
the signal at its input thereby producing a filter sum of bandpass filters wherein each bandpass filter has a 
signal; filter characteristic defined by the set of filter parame- 
comprising: 
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ters in the filter stages selected according to the same said series of filter stage means including means for 
value of the index. filtering signals through the series of filter stage 
9. An electronic filter as set forth in claim 8 wherein means from a first to a last of said filter stage means 
said logarithmic filter means also includes means for and then filtering signals back through said series 
filtering signals through the series of filter stages from a 5 of filter stage means from the last to the first of said 
first to a last of said filter stages and then filtering signals filter stage means to produce the filtered signal. 
back through said series of filter stages from the last to 17. An electronic filter as set forth in claim 16 
the first of said filter stages, whereby said means for wherein at least one of said filter stage means includes 
filtering processes in two direction, each particular means for adding an electrical representation of a filter 
filter stage being responsive to the means for storing an 10 parameter to the electrical signal to be filtered thereby 
electrical representation of a filter parameter connected producing a filter sum signal and means for producing a 
thereto for processing the filter signals in both direc- filter signal in logarithmic form for output to another 
tions with respect to each same filter parameter in that filter stage means by nonlinearly combining the filter 
particular filter stage. sum signal with a signal from a selected filter stage 
comprising means for supplying clock pulses, means for 18. An electronic filter as set forth in claim 16 
counting the clock pulses to produce a count output, wherein at least two of said filter stage means are in 
and means for decoding the count output into control predecessor-successor relationship and said means for 
signals for coordinating the operations of said means for filtering signals through the series of filter stage means 
selecting and said means for multiplexing. 20 includes respective means in each of said at least two 
11. An electronic filter as set forth in claim 1 further filter, stage means for electronic processing of signals 
comprising means for supplying clock pulses, means for supplied by its predecessor stage means and corre- 
counting the clock pulses to produce a count output, sponding means for multiplexing signals from its adja- 
and means for decoding the count output into control cent predecessor stage means and its successor filter 
signals for coordinating the operations of said logarith- 25 stage means. 
mic filtering means and said means for multiplexing. 19. An electronic filter as set forth in claim 16 
12. An electronic filter as set forth in claim 1 wherein wherein at least two of said filter stage means are in 
said logarithmic filter means is a digital filter. predecessor-successor relationship and said means for 
13. An electronic filter as set forth in claim 12 filtering signals through the series of filter stage means 
wherein the electrical signal to be filtered is an analog 30 includes means for electronic processing of the signals, 
signal and the electronic filter further comprises analog- first means in each of said filter stage means connected 
to-digital converter means for converting the electrical to said means for electronic processing including a first 
signal to be filtered to logarithmic digital form for said shift register having cascaded cells for transfering sig- 
logarithmic filter means, and digital-to-analog con- nals supplied by its predecessor stage for its successor 
verter means for converting the filter signal in logarith- 35 filter stage means in said series of filter stage means and 
mic form at the output of said one of said filter stages of second means in each of said filter stages connected to 
said logarithmic filter means to analog linear form. said means for electronic processing including a second 
14. An electronic filter as set forth in claim 13 shift register having cascaded cells for transfering fur- 
wherein said logarithmic filter means and means for ther filter signal supplied by its successor stage to its 
multiplexing are integrated together on a first very 40 predecessor filter stage means in said series of filter 
large scale integration (VLSI) die and said analog-to- stage means. 
digital converter means and said digital-to-analog con- 20. An electronic file as set forth in claim 19 wherein 
verter means are integrated together on a second VLSI said means for filtering signals through the series of 
die. filter stage means further includes respective means in 
15. An electronic filter as set forth in claim 1 wherein 45 each of said at least two filter stage means for multiplex- 
each of said filter stages includes a shift register having ing signals for said means for electronic processing from 
cascaded cells for temporarily holding a filter signal in the first shift register means in the predecessor filter 
logarithmic form for prefilter purposes and a filter sig- stage means and from the second shift register means in 
nal in logarithmic form for postfilter purposes and shift- its successor filter stage means. 
ing each filter signal to an adjacent one of said filter 50 21. An electronic filter as set forth in claim 20 
stages. wherein said means for electronic processing includes 
16. An electronic filter for filtering an electrical sig- means for adding each electrical representation of a 
nal, comprising: filter parameter to the electrical signal to be filtered 
a filter having an input for receiving a signal to be thereby producing a filter sum signal and means for 
filtered, having an output producing a filtered sig- 55 producing a filter signal in substantially logarithmic 
nal and having signal processing means including form for the first or second shift register means in the 
logarithmic filter means producing an intermediate filter stage means to which each filter parameter corre- 
output signal; sponds by nonlinearly combining a filter sum signal for 
said filter having a series of filter stage means having that filter stage means with a signal from the means for 
inputs and outputs coupled in cascade, each said 60 multiplexing for that filter stage means derived from the 
filter stage means filtering signals at its input ac- first shift register means in the predecessor, filter stage 
cording to electrical representations of filter pa- means or from the second shift register means in the 
rameters; successor filter stage means respectively. 
electronic control means coupled to said filter for 22. An electronic filter as set forth in claim 16 
altering the electrical representations to vary a 65 wherein said filter means further comprises: 
value of each of said filter parameters in substan- limiting means, responsive to a signal from an output 
tially constant percentage amounts of the value of of a filter stage means in said series of filter stage 
that one of said filter parameters; and means, for producing the filtered signal output 
10. An electronic filter as set forth in claim 8 further 15 means in the series of filter stage means. 
26 
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generally limited to a predetermined range of elec- counting the clock pulses to produce a parallel digital 
trical values; and count output, and means for decoding the count output 
means, connected to the first of said filter stage into control signals for coordinating the operations of 
means, for multiplexing the filtered signal output of said filter stage means. 
said limiting means with the electrical signal to be 5 30. An electronic filter as set forth in claim 16 
filtered so that the electrical signal is prefiltered wherein at least one of said filter stage means includes 
through said series of filter stag means and back digital means for adding an electrical representation of 
again, then limited by said limiting means, and then a filter parameter to the electrical signal to be filtered 
postfiltered through said series of filter stage means thereby producing a filter sum signal and programmed 
and back again. 10 logic array means for producing a filter signal in sub- 
23. An electronic filter as set forth in claim 22 stantially logarithmic form for output to another filter 
wherein each of said filter stage means includes a shift stage means by nonlinearly combining the filter sum 
register having cascaded cells for temporarily holding a signal with a signal from a selected filter stage means in 
filter signal for prefilter purposes and another filter the series of filter stage means, said filter means further 
signal for postfilter purposes and shifting each filter 15 including means for supplying clock pulses, means for 
signal to an adjacent one of said filter stage means. counting the clock pulses to produce a parallel digital 
24. An electronic filter as set forth in claim 22 count output, and means for decoding the count output 
wherein at least some of the filter stage means are in into control signals for coordinating the operations of 
predecessor-successor relationship and each of these said filter stage means. 
filter stage means includes first shift register means 20 31. An electronic filter for filtering an electrical sig- 
having cascaded cells for temporarily holding a first nal having a polarity, comprising: 
filter signal for prefilter purposes and a second filter a filter having an input for receiving a signal to be 
signal for postfilter purposes and for transfering the first filtered, having an output producing a filtered sig- 
and second filter signals to a successor filter stage means nal and having signal processing means including 
in said series of filter stage means, and second shift 25 logarithmic filter means producing an intermediate 
register means having cascaded cells for temporarily output signal; 
holding a third filter signal for prefilter purposes and a said filter having a plurality of filter stages having 
fourth filter signal for postfilter purposes and for trans- inputs and outputs coupled in cascade, each said 
fering the third and fourth filter signals to a predecessor filter stage respectively filtering signals at its input 
filter stage means in said series of filter stage means. 30 according to electrical representations of filter 
25. An electronic filter as set forth in claim 16 further parameters; 
comprising means connected to said filter stage means said filter including means for filtering signals 
for multiplexing the filtered signal output with the elec- through the series of filter stages from a first to a 
trical signal to be filtered so that said filter stage means last of said filter stages and then filtering signals 
operates as both a prefilter and a postfilter. back through said series of filter stages form the 
26. An electronic filter as set forth in claim 25 last to the first of said filter stages; and 
wherein said filter means includes means for storing electronic control means coupled to said filter for 
digital representations of a number of filter parameters altering the electrical representations to vary a 
for each individual filter stage means, and second means value of each of said filter parameters in substan- 
for multiplexing the operations of each individual filter 40 tially constant percentage amounts of the value of 
stage means to use the plurality of filter parameters for that one of said filter parameters. 
that individual filter stage means. 32. An electronic filter as set forth in claim 31 
27. An electronic filter as set forth in claim 16 wherein said electronic control means operates by keep- 
wherein said filter means includes means for storing ing running total which are- incremented and decre- 
digital representations of a number of filter parameters 45 mented as a function of the polarity of the electrical 
in association with each individual filter stage means, signal to be filtered and as a function of the polarity of 
and means for multiplexing the operations of each indi- at least one of said plurality of filter signals, by keeping 
vidual filter stage means with respect to the digital digital values in logarithmic form representing each of 
representations so that said filter means operates as a said filter parameters, and by respectively adding the 
plurality of bandpass filters equal in number to the num- 50 running totals to corresponding ones of said digital 
ber of filter parameters associated with each filter stage values. 
means. 33. An electronic filter as set forth in claim 32 
28. An electronic filter as set forth in claim 16 wherein said electronic control means respectively adds 
wherein said filter means includes means for storing the running totals to the corresponding ones of said 
digital representations of a number of filter parameters 55 digital values less frequently than the incrementing and 
for each filter stage means, means for selecting corre- decrementing occurs. 
sponding filter parameters in all of the filter stage means 34. An electronic filter as set forth in claim 31 
at once in accordance with values of an index, and wherein said electronic control means is responsible to 
means for multiplexing the operations of each individ- first and second externally derived control signals hav- 
ual filter stage means with respect to the digital repre- 60 ing respective changing polarities, wherein said elec- 
sentations so that said filter means operates as a plurality tronic control means temporarily stores a series of val- 
of bandpass filters wherein each bandpass filter has a ues representing changing polarities of the first exter- 
filter characteristic defined by the set of filter parame- nally derived control signal, and wherein the electronic 
ters in the filter stages selected according to the same control means increases and decreases each of said filter 
value of the index. 65 parameters in magnitude by a constant amount, the 
29. An electronic filter as Set forth in claim 16 increasing and decreasing respectively depending on 
wherein said filter means is a digital filter further com- whether a corresponding value in said series of values 
prising means for supplying clock pulses, means for has the same or opposite polarity compared to the po- 
35 
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larity of the second externally derived control signal 
currently. 
35. An electronic filter as set forth in claim 31 
wherein at least two of said filter stages are in predeces- 
sor-successor relationship and said means for filtering 
signals through the series of filter stage means includes 
means connected to an individual filter stage for multi- 
plexing signals from outputs of its predecessor and suc- 
cessor filter stages for that individual filter stage. 
36. An electronic filter as set forth in claim 31 
wherein at least two of said filter stages are in predeces- 
sor-successor relationship and said means for filtering 
signals through the series of filter stage means includes 
means connected to each of these filter stages including 
a first shift register having cascaded cells for transfering 
the filter signals to a successor filter stage to the con- 
nected filter stage and a second shift register having 
cascaded cells for transfering a further filter signal to a 
predecessor filter stage to the connected filter stage in 
said series of filter stage means. 
37. An electronic filter as set forth in claim 31 
wherein said filter includes respective means coupled to 
said filter stages for storing electrical representations of 
filter parameters corresponding to logarithms of values 
of filter coefficients, and wherein said filter stages in- 
clude means for respectively adding the electrical rep- 
resentations of the filter parameters to the electrical 
signal to be filtered thereby producing a set of filter sum 
signals, at least one of said filter stages including means 
for producing a filter signal in logarithmic form at its 
output by combining a filter sum signal for that filter 
stage with a signal from an object of another filter stage. 
38. An electronic filter as in claim 31 wherein said 
filter operates in logarithmic form. 
39. An electronic filter for an electroacoustic system 
having microphone means for generating an electrical 
output from external sounds and electrically driven 
transducer means for emitting sound, some of the sound 
emitted by the transducer means returning to the micro- 
phone means to add a feedback contribution to its elec- 
trical output, the electronic filter comprising: 
means for converting the electrical output of the 
microphone means to a logarithmic electrical rep- 
resentation: 
28 
feedback contribution in the electrical output of the 
microphone means in the electroacoustic system. 
40. An electronic filter for an electroacoustic system 
having microphone means for generating an electrical 
5 output from external sounds and electrically driven 
transducer means for emitting sound corresponding to 
the external sound, some of the sound emitted by the 
transducer means returning to the microphone means to 
add a feedback contribution to its electrical output, the 
means for converting the electrical o.utput of the 
microphone means to an electrical representation; 
first means for combining the microphone output so 
converted with an adaptive output to produce a 
electronic filter means for electronically filtering the 
combined signal input to produce a filtered signal; 
adaptive filter means having electrically stored pa- 
rameters representing coefficients, said adaptive 
filter means including linear control means for 
altering the coefficients in substantially constant 
percentage amounts, said linear control means in- 
terconnected with said electronically filtering 
means, said adaptive filter means further including 
means for electronic processing of the filtered sig- 
nal relative to the electrically stored coefficients to 
produce said adaptive output to said first means for 
combining to substantially offset the feedback con- 
tribution in the electrical output of the microphone 
means in the electroacoustic system; 
means for generating a distinct signal; and 
second means for combining the filtered signal with 
41. An electronic filter as set forth in claim 40 
wherein said electronically filtering means includes 
logarithmic filter means having a series of filter stages 
with inputs and outputs in cascade and respective means 
connected to said filter stages for storing electrical rep- 
4o resentations of filter parameters, said filter stages in- 
cluding means for respectively adding the electrical 
representations of the filter parameters to the combined 
signal input thereby producing a set of filter sum signals, 
at least one of said filter stages including means for 
10 electronic filter comprising: 
l5 combined signal input; 
2o 
25 
3o 
the distinct signal for the transducer means. 
35 
45 producing the filtered signal in logarithm; form at its 
'output by combining a filter sum signal for that filter 
stage with a signal from an output of another filter 
stage. 
42. An electronic filter as set forth in claim 41 
means for electronically filtering the combined signal 50 wherein said means for electronically filtering means 
further includes limiting means, responsive to a signal 
from an output of a filter stage in said logarithmic filter 
means for generating a distinct signal; means, for producing an intermediate output signal 
second means for combining the filtered signal with generally limited to a predetermined range of electrical 
the distinct signal for the transducer means; and 
said means for electronically filtering also including 43. An electronic filter as set forth in claim 42 
logarithmic adaptive filter means having electri- wherein said electronically filtering means further in- 
cally stored parameters representing coefficients in cludes means for multiplexing the intermediate output 
logarithmic form, said means for electronically signal with the combined signal input applied to the 
filtering further including linear control means for 60 electronic filtering means so that said logarithmic filter 
continually altering the coefficients to vary them in means operates as both a logarithmic prefilter and a 
magnitude in substantially constant percentage logarithmic postfilter to said limiting means. 
amounts, said logarithmic adaptive filter means 44. An electronic filter as set forth in claim 41 
further including means for electronic processing wherein said logarithmic filter means includes means 
of the filtered signal and the distinct signal relative 65 for filtering signals through the series of filter stages 
to the electrically stored parameters to produce an from a first to a last of said filter stages and then filtering 
adaptive output in logarithmic form to said first signals back through said series of filter stages from the 
means for combining to substantially offset the last to the first of said filter stages. 
first means for combining the microphone output so 
converted with an adaptive output in logarithmic 
electrical form to produce a combined signal input 
in logarithmic electrical form; 
input in logarithmic form to produce a filtered 
signal in logarithmic form; 
55 values. 
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45. An electronic filter as set forth in claim 41 
wherein said logarithmic filter means includes means 
for holding a number of digital representations of filter 
parameters for each individual filter stage, and second 
means for multiplexing the number of digital representa- 
tions controlling the filtering of each individual filter 
stage so that said logarithmic filter means operates as a 
plurality .of bandpass filters equal in number to the num- 
ber of digital representations of filter parameters held 10 
for each individual filter stage. 
5 
46. An electronic filter as in claim 40 wherein said 
electrical representation is substantially in logarithmic 
form, wherein said combined signal is substantially in 
logarithmic form, wherein said adaptive output is in 
logarithmic form, wherein said combined signal is sub- 
stantially in logarithmic form, wherein said filtered 
signal is substantially in logarithmic form. wherein said 
coefficients are substantially in logarithmic form, and 
wherein said adaptive filter means operates in logarith- 
mic form. * * * * *  
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